Logic pattern synchronization
The trigger is made when a signal passed to the logic inputs causes the change of the specified function state for “true” or “false”.
This mode allows “catching” some certain code combinations (e.g. binary address interesting for a user) in the tested signal with a parallel code.
Back to the list